Skip to content

GitLab

  • Menu
Projects Groups Snippets
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • sac2c sac2c
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 334
    • Issues 334
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 14
    • Merge requests 14
  • Deployments
    • Deployments
    • Releases
  • Packages & Registries
    • Packages & Registries
    • Infrastructure Registry
  • External wiki
    • External wiki
  • Activity
  • Graph
  • Create a new issue
  • Commits
  • Issue Boards
Collapse sidebar
  • sac-group
  • sac2csac2c
  • Issues
  • #1121

Closed
Open
Created Jun 18, 2012 by Robert Bernecky@rbeDeveloper

buildvAKD.sac compiles very slow, due to garbage introduced into AST during microcycle

Bugzilla Link 979
Created on Jun 18, 2012 18:41
Version svn
OS Linux
Architecture PC
Attachments buildvAKD.sac

Extended Description

Created an attachment (id=902)
source code to reproduce fault
As of the latest ( 17920:MODIFIED) update, this
takes a LONG time to compile:
cd apex/buildvAKD
sac2c buildvAKD.sac -doawlf -nowlf -#d,SSE
If you look at the SSE output, you'll see that WLIR and
CSE keep doing the same thing over and over again
in the AWLFI micro-cycle, OR else some other optimization
is introducing garbage that they run into repeatedly.
Here is a sample:
SimplifySymb: SSE: Cycle interation 14: running UESD
SimplifySymb: SSE: Cycle interation 14: running DCR
SimplifySymb: SSE: DLIR= 0, WLIR= 3, INL=0, CSE=2360, TUP=0, CF=0, VP=0, AS=0, AL=0, DL=0
SimplifySymb: SSE: Cycle interation 15 (fun function _dup_7892_buildvXID__Loop_1) begins.
SimplifySymb: SSE: Cycle interation 15: running DLIR
SimplifySymb: SSE: Cycle interation 15: running WLIR
SimplifySymb: SSE: Cycle interation 15: running INL
SimplifySymb: SSE: Cycle interation 15: running ISAA
SimplifySymb: SSE: Cycle interation 15: running CSE
SimplifySymb: SSE: Cycle interation 15: running NTC
SimplifySymb: SSE: Cycle interation 15: running EAT
SimplifySymb: SSE: Cycle interation 15: running EBT
SimplifySymb: SSE: Cycle interation 15: running DFC
SimplifySymb: SSE: Cycle interation 15: running CF
SimplifySymb: SSE: Cycle interation 15: running VP
SimplifySymb: SSE: Cycle interation 15: running ESD
SimplifySymb: SSE: Cycle interation 15: running AS
SimplifySymb: SSE: Cycle interation 15: running CF
SimplifySymb: SSE: Cycle interation 15: running CSE
SimplifySymb: SSE: Cycle interation 15: running AL
SimplifySymb: SSE: Cycle interation 15: running DL
SimplifySymb: SSE: Cycle interation 15: running UESD
SimplifySymb: SSE: Cycle interation 15: running DCR
SimplifySymb: SSE: DLIR= 0, WLIR= 3, INL=0, CSE=2428, TUP=0, CF=0, VP=0, AS=0, AL=0, DL=0
SimplifySymb: SSE: Cycle interation 16 (fun function _dup_7892_buildvXID__Loop_1) begins.
SimplifySymb: SSE: Cycle interation 16: running DLIR
I think this is new since the DevCamp started, so hope
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking