Skip to content
GitLab
  • Menu
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • sac2c sac2c
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 395
    • Issues 395
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 24
    • Merge requests 24
  • Deployments
    • Deployments
    • Releases
  • Wiki
    • Wiki
  • External wiki
    • External wiki
  • Activity
  • Graph
  • Create a new issue
  • Commits
  • Issue Boards
Collapse sidebar
  • sac-group
  • sac2csac2c
  • Issues
  • #1062
Closed
Open
Created Jan 14, 2010 by Carl Joslin@cajGuest

With2 full partitions but they are broken into bits

Bugzilla Link 672
Created on Jan 14, 2010 16:06
Version svn
OS Linux
Architecture PC
Attachments bug672.sac

Extended Description

The attached code produces the following with2:
        /********** (var.) segment 0: **********
         * index domain: [ iv, 0 ] -> [ _uprf_914, 1 ]
         */
        (iv => _uprf_914), step0[0] 1
          (0 --> 1):
            (0 -> 1), step0[1] 1
              (0 --> 1): op_0
        /********** (var.) segment 1: **********
         * index domain: [ iv, 1 ] -> [ _uprf_914, 2 ]
         */
        (iv => _uprf_914), step0[0] 1
          (0 --> 1):
            (1 -> 2), step0[1] 1
              (0 --> 1): op_1
        /********** (var.) segment 2: **********
         * index domain: [ iv, 2 ] -> [ _uprf_914, 3 ]
         */
        (iv => _uprf_914), step0[0] 1
          (0 --> 1):
            (2 -> 3), step0[1] 1
              (0 --> 1): op_2
        /********** (var.) segment 3: **********
         * index domain: [ iv, 3 ] -> [ _uprf_914, 4 ]
         */
        (iv => _uprf_914), step0[0] 1
          (0 --> 1):
            (3 -> 4), step0[1] 1
              (0 --> 1): op_3
        /********** (var.) segment 4: **********
         * index domain: [ 0, 0 ] -> [ iv, 4 ]
         */
        (0 => iv), step0[0] 1
          (0 --> 1):
            (0 -> 4), step0[1] 1
              (0 --> 1): op_4
        /********** (var.) segment 5: **********
         * index domain: [ _pinl_860_ub_i, 0 ] -> [ 60, 4 ]
         */
        (_pinl_860_ub_i => 60), step0[0] 1
          (0 --> 1):
            (0 -> 4), step0[1] 1
              (0 --> 1): op_4
        /********** conexpr: **********/
        modarray( keySpace ,RC(keySpace) ,IDX(_wlidx_1765_keySpace__SSA0_1));
However there are 4 partitions that go over iv => _uprf_914.  Upon closer inspection one can see that these do not over lap as they cover different parts of the sub array 0->1, 1->2, 2->3, 3->4
These should however be done so that there is just one outer partitions and 4 inner partitions.
        (iv => _uprf_914), step0[0] 1
          (0 --> 1):
            (0 -> 1), step0[1] 1
              (0 --> 1): op_0
            (1 -> 2), step0[1] 1
              (0 --> 1): op_1
            (2 -> 3), step0[1] 1
              (0 --> 1): op_2
            (3 -> 4), step0[1] 1
              (0 --> 1): op_3
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking